These slides + links to papers: <u>hpcgarage.org/dpu-isc23</u>



Principles and practice of algorithm design on DPU systems

DPU.ORNL.GOV @ ISC23

RICH VUDUC – MAY 25



Georgia Tech College of Computing School of Computational Science and Engineering

Georgia Tech College of Computing Center for Research into Novel Computing Hierarchies



These slides + links to papers: <u>hpcgarage.org/dpu-isc23</u>



Embracing communication (A post-pandemic talk)

DPU.ORNL.GOV @ ISC23

RICH VUDUC – MAY 25



Georgia Tech College of Computing School of Computational Science and Engineering

Georgia Tech College of Computing Center for Research into Novel Computing Hierarchies



First, principles

3

Recall: "The" dominant paradigm of CS:

Reduces energy: fewer (fl)ops, less storage

$\mathcal{O}(N^2) \longrightarrow \mathcal{O}(N)$

Recall:

% time communicating increases



An Iron Law of Parallel and Distributed Computation

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.







Two costs: *T*_{network} + *T*_{memory}

An Iron Law of Parallel and Distributed Computation

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.







An Iron Law of Parallel and Distributed Computation

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.









Compute time W(n)PP-fold speedup, ideally







Jeff Young (GT), R.V. (2016) – "Finding balance in post-Moore's Law era." [link]

$\frac{W(n)}{Z} \quad \frac{W(n)}{h(n)} \cdot \frac{g(P)}{P}$



Jeff Young (GT), R.V. (2016) – "Finding balance in post-Moore's Law era." [link]

Network time $W(n) \quad g(P)$ h(n)Asymptotic reduction



Jeff Young (GT), R.V. (2016) – "Finding balance in post-Moore's Law era." [link]

Network time









Asymptotic reduction



Tradeoff



Jeff Young (GT), R.V. (2016) – "Finding balance in post-Moore's Law era." [link]

Network time









Asymptotic reduction



Tradeoff

Modeled Matrix Multiply: POWER9-like Best effective performance: 93.5 PF/s



Modeled 3-D FFT: POWER9-like sockets Best effective performance: 324 TF/s



MiniMD case study

20

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063







S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063





One host xPU (16 cores)







S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063







One host xPU (16 cores)



657 GF/s (fp64)

23 KARAMATI ET AL., IPDPS'22

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063







One host xPU (16 cores)



657 GF/s (fp64) 76.8 GB/s

24 KARAMATI ET AL., IPDPS'22

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063











One host xPU (16 core Bost



657 GF/s (fp64) 76.8 GB/s

25 KARAMATI ET AL., IPDPS'22

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Sara Karamati





BlueField-2

mem

\$

BF-2 yPUs (no host)





One host xPU (16 core Bost



657 GF/s (fp64) 76.8 GB/s

26 KARAMATI ET AL., IPDPS'22

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Sara Karamati





BF-2 yPUs (no host)





80 GF/s 25.6 GB/s





S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Baseline MiniMD

MiniMD is a molecular dynamics proxy-app. It calculates the position and velocity of a set of interacting particles in discrete time steps (iterations).



S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Baseline MiniMD

MiniMD is a molecular dynamics proxy-app. It calculates the position and velocity of a set of interacting particles in discrete time steps (iterations).

In the distributed-memory setting, the simulation domain is divided spatially among MPI processes.

Every process owns its particles, computes force on these particles and then updates the position and velocity of these particles.

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Baseline MiniMD

In each iteration, every particle interacts with others that lie within a some **cutoff distance** (r_c). A particle's **neighbor list** stores references to them.

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Baseline MiniMD

In each iteration, every particle interacts with others that lie within a some **cutoff distance** (r_c). A particle's **neighbor list** stores references to them.

The neighbor list must be updated as particles move. But such **updates are** expensive! So every list includes a buffer of "extra" particles that lie within a surrounding annulus, or "**skin**," parameterized by its thickness (Δ).

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Baseline MiniMD

The cutoff distance (r_c) and skin thickness (Δ) imply the size of the interaction region just outside the boundaries of each process.

Each process keeps a copy of particles in that region.

Particles move through subdomains (comm+overhead)

32

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

Baseline MiniMD

Particles are reassigned to new processes as they move through the spatial domain.

Neighbor list updates, boundary region exchanges, and particles reassignment to processes are triggered every so often via a user-selected parameter (e.g., every k iterations).

Baseline MiniMD

Each task is **parallelizable** but the sequence is **sequential** as shown by edges

33

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

UV work: update velocity

- work: update velocity UV
- **NB** neighbor-list rebuild

Breaking the dependencies ("Off-path" algorithm)

42

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

work: update velocity

Breaking the dependencies ("Off-path" algorithm)

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

work: update velocity

Breaking the dependencies ("Off-path" algorithm)

Χ

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

work: update velocity

Baseline experiments

"THOR" CLUSTER, MAINTAINED BY THE HPC·AI ADVISORY COUNCIL [LINK]

44

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

• **System**: 16 nodes, Infiniband HDR (100 Gbps)

• **Hosts**: (2-socket) x (16-core Intel Broadwell E5-2697A, 2.6 GHz) + (256 GiB DDR4 RAM, 2400 MHz)

• NICs per node

- 1 x NVIDIA **ConnectX-6 HDR100** (100 Gbps) InfiniBand/VPI adapters
- 1 x NVIDIA BlueField-2 SoC (8-core ARMv8 A72, 2.5 GHz) + (16 GiB DDR4 RAM) + (HDR100)

Restructured method ...

45

Restructured method is faster

We observe small, but largely uniform, **speedups of up to 20%** compared to hostonly execution with conventional NICs.

This improvement compares favorably with the **power increase** on each node due to BF2, which we estimate from sensors to be **as little as 6%**.

46

Hybrid MPI/OpenMP performance results

Our algorithm works best when it can completely hide the force computation time on BlueField.

The degree of achievable overlap depends on the relative computational power of the host and BlueField.

The knee of each curve indicates where the running times of neighbor-build on the host and force-compute on the BlueField are closest.

Thread synchronization overhead in the force computation routine causes the performance not to scale proportionally to the number of threads.

(25 2⁵ 2⁴

2³

#MPI proc = 16

Hybrid MPI/OpenMP performance results

Our algorithm works best when it can completely hide the force computation time on BlueField.

The degree of achievable overlap depends on the relative computational power of the host and BlueField.

The **knee of each curve** indicates where the running times of neighbor-build on the host and force-compute on the BlueField are closest.

Thread synchronization overhead in the force computation routine causes the performance not to scale proportionally to the number of threads.

2³

Χ

#MPI proc = 16

Hybrid MPI/OpenMP performance results

Our algorithm works best when it can completely hide the force computation time on BlueField.

The degree of achievable overlap depends on the relative computational power of the host and BlueField.

The knee of each curve indicates where the running times of neighbor-build on the host and force-compute on the BlueField are closest.

Thread synchronization overhead in the force computation routine causes the performance not to scale proportionally to the number of threads. (sec) -20 -40 -

Χ

#MPI proc = 16

An explanatory performance model

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

(See paper for deets)

Predictive power of our performance model

The model can closely predict the algorithm runtime.	70
	60
, Sec)	50
i I I	40
	30
	20

Χ —

Predicted by Model

One host xPU (16 core Bost

657 GF/s (fp64) 76.8 GB/s

48 — KARAMATI ET AL., IPDPS'22

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

BF-2 yPUs (no host)

80 GF/s 25.6 GB/s

49

One host xPU (16 cores)

50 KARAMATI ET AL., IPDPS'22

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

8 x BF-2 yPUs (no host)

One host xPU (16 cores)

Time = using all cores

KARAMATI ET AL., IPDPS'22 51

S. Karamati (GT) et al. (Sandia, Queens U.; 2022) – "Smarter NICs for faster molecular dynamics: a case study." doi: 10.1109/IPDPS53621.2022.00063

8 x BF-2 yPUs (no host)

Speedup ~ 1.7x

Real measurement on MiniMD!

(Similar for P3DFFT, SuperLU_DIST)

Summary

Communication is fundamental and inevitable, so anything that addresses it should be pursued vigorously.

Restructuring algorithms, especially increasing asynchrony, can exploit smartNICs in HPC. We are pursuing a variety of candidates, including distributed time-tiled stencils, AMR, novel collectives, among others.

Many open questions remain, regarding other techniques, programming, runtimes, and performance modeling.

Node

Host

